

***SYSTEM SCHEMATICS***

**A2060/A2065/A2232**

**AUGUST, 1990**

**PN-314042-01**



**Produced By:**

**Commodore International Spare Parts GmbH  
Braunschweig, West Germany**

***SYSTEM SCHEMATICS***

**A2060/A2065/A2232**

**AUGUST, 1990**

**PN-314042-01**

***INTERNATIONAL EDITION***

COMMODORE "INTERNATIONAL EDITION" SERVICE MANUALS CONTAIN PART NUMBER INFORMATION WHICH MAY VARY ACCORDING TO COUNTRY. SOME PARTS MAY NOT BE AVAILABLE IN ALL COUNTRIES.

**Commodore Business Machines, Inc.**

1200 Wilson Drive, West Chester, Pennsylvania 19380 U.S.A.

Commodore makes no express or implied warranties with regard to the information contained herein. The information is made available solely on an as is basis, and the entire risk as to completeness, reliability, and accuracy is with the user. Commodore shall not be liable for any damages in connection with the use of the information contained herein. The listing of any available replacement part herein does not constitute in any case a recommendation, warranty or guaranty as to quality or suitability of such replacement part. Reproduction or use without express permission, of editorial or pictorial content, in any matter is prohibited.

This manual contains copyrighted and proprietary information. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, without the prior written permission of Commodore Electronics Limited.

Copyright © 1990 by Commodore Electronics Limited.  
All rights reserved. Printed in U.S.A.

4  
2  
2  
3  
2

**TABLE OF CONTENTS**

- **SPECIFICATIONS**
- **PARTS LISTS**
- **SCHEMATICS**

ork  
rnet.  
onnects  
nat most  
ncluded.

at each extreme,

,14, 15 min. in each of three axes

mSec half sinewave shocks

4  
2  
2  
3  
2

A2060 — ARCNET CONTROLLER FOR A2000

- DIMENSIONS:**

13.25 x 4.5 inches
- WEIGHT:**

1 lb.
- ENVIRONMENTAL:**

0C to 70C Operating
- POWER REQUIREMENTS:**

+5V @ 1.75A max  
-5V @ 0.27A max
- INCLUDES:**

- A2060 PCB
  - BNC "T" connector
  - BNC to BNC cable (2 meter)
  - 93 ohm network terminator
- FEATURES:**

- Support of ArcNet bus protocol (uses HIT module)
  - Socket for optional network Autoboot ROM
  - Novelle netware software optionally available

ARCNET HAS THE FOLLOWING FEATURES:

- Allows up to 256 nodes
- Maximum distance of 2000 feet between nodes
- Data rate of 2.5 Mbps

GENERAL DESCRIPTION

The A2060 is an ARCNET controller designed for use with the A2000 computer. ARCNET is a local area network utilizing a self-polling "modified token passing" scheme operating at a 2.5 Mbit data rate. A "modified token passing" scheme is one in which all token passes are acknowledged by the node accepting the token. The token passing network avoids the fluctuating channel access times caused by data collisions in so-called CSMA/CD schemes such as Ethernet. The A2060 plugs into one of the 100 pin expansion slots in the A2000. The BNC plug on the rear of the A2060 connects to the network in daisy chain fashion with the special "T" connector and BNC to BNC cable included. Note that most network installations will require additional cabling and active links, and that network software is not included.

ENVIRONMENTAL TEST REQUIREMENTS

Units shall comply with the following environmental resistance requirements.

TEMPERATURE

- Operational

5 to 55 °C
- Storage

-20 to +70 °C
- Gradient

+10 °C/hour
- Temperature Cycle

-20 to 60° C, 10 cycles, 10 minutes minimum at each extreme,  
5 minutes maximum between extremes

HUMIDITY

- Operational (relative)

10 to 90% (non-condensing)
- Storage (relative)

5 to 95% (non-condensing)

VIBRATION

- Non-operating (random frequency)

5.2 Gs per MIL-STD 202 Method 214, 15 min. in each of three axes

SHOCK

- Operational

5 Gs to each of 6 axes, two 11 mSec half sinewave shocks
- Non-Operational

20 Gs applied as above

ALTITUDE

- Operational

0 to 3000 meters
- Non-Operational

0 to 15,000 meters

4  
2  
2  
3  
2



## Commodore International Spare Parts List

### SHIPPING ASSEMBLIES

Commodore part numbers are provided for reference only and do not indicate the availability of spare parts from Commodore. Industry standard parts (Resistors, Capacitors, Connectors) should be secured locally. Part number information may vary according to country, some parts may not be available in all countries.

<b>532060-01 A2060 SHIPPING ASSY (U.S.)</b>	<b>532060-04 A2060 SHIPPING ASSY (GERMANY)</b>
363035-05 BOX BULK PACKING	363035-05 BOX BULK PACKING
363097-05 BOX PACKING	363097-05 BOX PACKING
318928-01 BAG PLASTIC CONDUCTIVE	318928-01 BAG PLASTIC CONDUCTIVE
363350-01 MANUAL USER A2060 (EFIGS)	363350-01 MANUAL USER A2060 (EFIGS)
318290-01 CARD WARRANTY U.S.	316846-01 LABEL UPC A2060
314877-04 SERVICE CENTER LIST (U.S.)	390627-01 CONNECTOR BNC "T"
316846-01 LABEL UPC A2060	390628-01 TERMINATOR BNC 93 OHMS
390627-01 CONNECTOR BNC "T"	312839-01 CABLE BNC 2 M LG.
390628-01 TERMINATOR BNC 93 OHMS	311661-01 PCB ASSY A2060, REV. 2
312839-01 CABLE BNC 2 M LG.	251006-01 BAG PLASTIC
311661-01 PCB ASSY A2060, REV. 2	
251006-01 BAG PLASTIC	<b>532060-05 A2060 SHIPPING ASSY (EUROPE)</b>
<b>532060-02 A2060 SHIPPING ASSY (CANADA)</b>	363035-05 BOX BULK PACKING
363035-05 BOX BULK PACKING	363097-05 BOX PACKING
363097-05 BOX PACKING	318928-01 BAG PLASTIC CONDUCTIVE
318928-01 BAG PLASTIC CONDUCTIVE	363350-01 MANUAL USER A2060 (EFIGS)
363350-01 MANUAL USER A2060 (EFIGS)	316846-01 LABEL UPC A2060
318882-01 CARD WARRANTY CANADA	390627-01 CONNECTOR BNC "T"
316846-01 LABEL UPC A2060	390628-01 TERMINATOR BNC 93 OHMS
390627-01 CONNECTOR BNC "T"	312839-01 CABLE BNC 2 M LG.
390628-01 TERMINATOR BNC 93 OHMS	311661-01 PCB ASSY A2060, REV. 2
312839-01 CABLE BNC 2 M LG.	251006-01 BAG PLASTIC
311661-01 PCB ASSY A2060, REV. 2	
251006-01 BAG PLASTIC	<b>532060-06 A2060 SHIPPING ASSY (SCANDINAVIAN)</b>
<b>532060-03 A2060 SHIPPING ASSY (AUSTRALIA)</b>	363035-05 BOX BULK PACKING
363035-05 BOX BULK PACKING	363097-05 BOX PACKING
363097-05 BOX PACKING	318928-01 BAG PLASTIC CONDUCTIVE
318928-01 BAG PLASTIC CONDUCTIVE	363351-01 MANUAL USER A2060 (SCAND)
363350-01 MANUAL USER A2060 (EFIGS)	316846-01 LABEL UPC A2060
318884-01 CARD WARRANTY AUSTRALIA	390627-01 CONNECTOR BNC "T"
316846-01 LABEL UPC A2060	390628-01 TERMINATOR BNC 93 OHMS
390627-01 CONNECTOR BNC "T"	312839-01 CABLE BNC 2 M LG.
390628-01 TERMINATOR BNC 93 OHMS	311661-01 PCB ASSY A2060, REV. 2
312839-01 CABLE BNC 2 M LG.	251006-01 BAG PLASTIC
311661-01 PCB ASSY A2060, REV. 2	
251006-01 BAG PLASTIC	

## Commodore International Spare Parts List

### PCB Components

### PCB Assembly #311611-01

Commodore part numbers are provided for reference only and do not indicate the availability of spare parts from Commodore. Industry standard parts (Resistors, Capacitors, Connectors) should be secured locally. Part number information may vary according to country, some parts may not be available in all countries.

IC COMPONENTS			RESISTOR NETWORKS		
390554-01	16L8A PAL CONTROL 1	U6	902441-22	SIP 1K 6 PIN 2%	RN1,RN2
390553-01	20L10A PAL CONTROL 2	U3	902410-10	SIP 1K 10 PIN	RN3
390585-01	27C64-20 EPROM	U1	902410-07	SIP 10K 10 PIN	RN4
901521-13	74LS244	U4,U7,U24,U25	<b>RESISTORS</b>		
901521-29	74LS373	U11,U15	901550-105	CF 33 OHM 1/4W 5%	R3-R9
901521-31	74LS32	U18	901600-51	CF 5.6K 1/2W 5%	R1,R2
901521-34	74LS175	U5	901550-49	100 OHM 1/4W 5%	R10
901521-46	74LS245	U23	900101-51	2.2 UF ELEC RAD	C103
901521-71	74LS166	U26	<b>CAPACITORS</b>		
318041-01	74F521	U17	390082-04	CERM RAD .33UF 50 V	C1-C26
390081-01	74F74	U9,U10	900101-17	ELEC AXL 22 UF 35 V	C28-C31
390198-01	74F86	U14	390101-09	2.2UF ELEC, RAD	C103
390586-01	74F38	U13	<b>CONNECTOR</b>		
390575-01	LSI LAN COM90C26	U20	390673-01	CONNECTOR INSULATED BNC	J1
390576-01	LSI LAN TRANSCEIVER COM92C3	U27	<b>MISCELLANEOUS</b>		
390577-01	HYB9068 HIT HYBRID MODULE	U22	390363-02	SWITCH 8 POSITION DIP R/A	SW1
251637-03	MEM SRAM 2K X 8 BIT 120NS	U19	311665-01	OPTION CARD BRACKET	Q1 CN3
901521-43	74LS374	U16	906800-07	SCREW M3 X .5 X 4 (QTY 2) FOR OPTION CARD BRACKET	
325566-21	OSCILLATOR 20MHZ 50MA	U21	902707-01	TRANSISTOR 2N3906	
<b>SOCKETS</b>			903326-03	HEADER, 3 PIN SIL	
390060-01	DIP 24 PIN .3"	U3	316893-01	LABEL, FCC ID	
904150-02	IC L/P 16 PIN .3"	U27			
904150-04	IC L/P 24 PIN .6"	U19			
904150-05	IC L/P 28 PIN .6"	U1			
904150-06	IC L/P 40 PIN .6"	U20			
904150-08	IC L/P 20 PIN .3"	U6			

4  
2  
2  
3  
2





## TABLE OF CONTENTS

- SPECIFICATIONS
- PARTS LISTS
- SCHEMATICS

port

net evolved  
with up to 100  
net section is com-  
ach differentially drive  
also implements collision  
complete technical discussion

4  
2  
2  
3  
2

## **A2065 FUNCTIONAL SPECIFICATION**

### **DESCRIPTION**

The A2065 Ethernet LAN Card controller implements the 802.3 type protocol which calls for a 10 Megabit/sec CSMA/CD interface. It supports both 10Base2 Type B (Cheapernet) and 10 Base5 Type A (thick Ethernet) connections. The design has been developed around the AMD LANCE chipset which is comprised of the Am7990 Local Area Network Controller for Ethernet, the Am7992B Serial Interface Adapter, the Am7996 IEEE-802.3 Ethernet/Cheapernet Transceiver, and other associated logic necessary to implement a complete Ethernet interface.

### **ARCHITECTURE**

A shared memory host interface was chosen because of the bus bandwidth requirements of the Am7990. A total of 32K of onboard buffering is provided to act as a shared interface between the Am7990 and Amiga CPU. This allows for worst case conditions of back to back Ethernet packets received by the board during loaded 68000 or graphics chip activity. In addition to the 32K of memory mapped packet memory, the Am7990's I/O registers are also mapped into the Amiga memory space as two sixteen bit locations. Finally, a small 256\*4 Bit Prom is used to store the autoconfig data as well as the board's Ethernet address. The output side consists of both thick and thin (Cheapernet) Ethernet interfaces. The thick interface comes directly from the Am7992B SIA with transformer isolation. To implement the Cheapernet section, various passive components along with an Am7996 are required.

Functionally, the Ethernet interface may be partitioned into the following sections: Transceiver interface, autoconfig and configuration logic, Bus control buffers and logic, and onboard control logic/buffering including the packet memory. In the following sections each subsystem will be explored and discussed in more detail (refer to Figure 1).

### **TRANSCEIVER INTERFACE**

The A2065 supports two types of cable media. The first type is commonly called "Thick Ethernet" or 10Base5. Thick Ethernet is used mainly in large installations where many nodes must be supported and distances between active repeaters are long. Typically, a transceiver box is physically connected to the Thick Ethernet backbone and a drop cable provides the actual connection to the LAN interface card present in the computer. The Thick Ethernet connection is actually a 15 pin Female D connector on the A2065 board. This physical interface is driven directly via transformer isolation by the Am7992B SIA. The transformers provide DC isolation and are designed to meet IEEE specifications. The function of the Am7992B is to decode/encode Manchester type serial data streams as per IEEE specifications for Ethernet. The key circuitry surrounding the Am7992B is the 20 MHz crystal (X1), which must meet exacting specifications, and the 5600 pF VCO Phaselock loop filter capacitor (C34). AMD data sheets call for a 5000 pF capacitor, but information from AMD applications engineers indicates that a value up to 6800 pF should be acceptable. Currently, this part is specified at 5600 pF  $\pm$  10% or better. Specifications for the 20 MHz crystal are set forth in the data sheet for the Am7992B. The jumper JP7 is supposed to affect the output signal for 802.3 applications. This jumper requires further testing and may need to be deleted for production. Thick Ethernet requires a +12V, 0.750A supply. This is supplied directly from the Amiga expansion connector. Note that a fuse is provided to protect against short circuits which might damage the Amiga or associated peripherals.

The second type of media is Cheapernet, commonly referred to as "Thin Ethernet" or 10Base2. Cheapernet evolved as a result of media costs associated with Thick Ethernet. Cheapernet allows for a "Bus" topology with up to 100 nodes. Inexpensive RG58 coax is used along with BNC T connectors and terminators. The Cheapernet section is comprised of the AM7996, a +5V to 9V DCDC converter, and various passive components which differentially drive the coax media and also act to recover the incoming data stream. The Cheapernet section also implements collision detection for collisions occurring on the media. Refer to the AM7996 data sheets for a complete technical discussion of the operation of the Cheapernet transceiver.

**AUTOCONFIG LOGIC AND CONFIGURATION LOGIC**

Autoconfiguration is accomplished by reading the 256\*4 AutoID Prom and relocating the physical base address of the Ethernet board within some 64K of Amiga I/O memory space. The autoconfig logic is implemented in the 16L8A PAL along with the Prom, the 74F521 address comparator, and the 74LS373 address latch. When the Ethernet board is ready for autoconfiguration, its \_CONFIGIN line is brought low, address 0xE80000 is decoded, and a board select is generated. During the configuration process, the Prom parameters are read into memory to create the necessary system structure for the configed devices. It should be noted that the board serial number is used to generate the board's physical Ethernet address. The signal \_IDP is generated from the 16L8A PAL to decode the Prom chip select. The read signal \_RD to the Prom is generated from the 20L8A PAL. Refer to the PAL equations for details. Once the Prom has been read, the Amiga will write to address 0xE80048 to load the onboard address latch. The Ethernet board will generate a write pulse called SATL to load a 74LS373 with the board's new base address. The SATL signal comes from the 16L8A PAL. It is generated from a decode of 0xE80000 and a write strobe called \_SWR. The \_SWR strobe comes from the 20R6A PAL. It is essentially a delayed write pulse using delayed AS and the 7M Amiga clock. Once the latch is written, \_CONFIGOUT is generated, enabling the output buffer of the 74LS373 latch. The board is now relocated and will respond to its new address.

**BUS CONTROL BUFFERS AND CONTROL LOGIC**

The Ethernet board data path consists of a 16 bit (D15:D0) wide data bus and is used for reading and writing the Ethernet local memory and the Am7990 registers. Only 4 bits (D15:D12) are significant with respect to the AutoID Prom. Referring to Figure 1, a pair of 74LS245 and 74LS244 isolate the Amiga's system bus from the internal Data/Address paths. Only the Amiga 68000 or the Am7990 can have access to this internal data/address path at one time. Normally, the Am7990 is burst DMA reading or writing the 32K memory as packets are being received or transmitted. The host 68000 requests access to this internal bus to either read/write memory or Am7990 registers. The 68000 accesses are arbitrated based on the Am7990 requiring the bus. A wait state is inserted to guaranty meeting 60ns \_AS to XRDY delay during arbitration time. The bus control function is implemented by the 20R6A PAL. This PAL generates the data bus transceiver control \_DBE. This signal is active when there is no exceptional conditions and a signal \_ABE is active. \_ABE is active only when the Am7990 is not requesting the internal bus (\_HOLD, \_LANCE not asserted). This satisfies the condition that a mutually exclusive relationship exists between the 68000 and the Am7990. The Ethernet board also listens on \_BERR for bus faults; if \_BERR is ever active, \_DBE will not be active. The signal \_LANCE is generated to enable the LS244 buffers which pass the Am7990 DMA address thru to the Ram buffers. \_LANCE in conjunction with \_ABE determines which source (68000 or Am7990) drives the internal address path. The Am7990 works in a multiplexed address/data method. First an address is latched during the first part of the read/write cycle, then the actual data transfer occurs.

**ONBOARD CONTROL LOGIC/BUFFERING**

The onboard control logic consists mainly of chip selects and read and write strobes to memory and the Am7990. The 32K buffer is partitioned into a high bank and a low bank of 8K \* 16 bits each. Address line A14 determines which bank is active. The read and write strobes to the memory are qualified by bus control signals. During 68000 R/W cycles, the signals READ, \_UDS, and \_LDS are used from the system bus along with \_BSEL to control reading data. These same signals plus one generated onboard called \_ENDCYC are used to generate write pulses. \_ENDCYC is generated by the 20R6A PAL. During Am7990 bus ownership, a different set of signals controls the R/W timing pulses. All these control signals are generated within the 20L8A Internal Bus Control PAL. The 20L8A PAL also generates chip selects for the 32K memory and Am7990 I/O register. For further information, refer to the PAL equations and the Am7990 data sheet.

**LOW LEVEL INTERFACE PROGRAMMING**

For a complete discussion of programming the Ethernet board, refer to the Am7990 application sheets and the Ethernet device driver source. A brief explanation is given here. The Amiga configures the board and builds a config structure in memory. The Ethernet software goes out and finds the location of the board and reads the serial number. The serial number plus the manufacturer base Ethernet address make up the complete Ethernet address. The software then sets up the initialization block in the 32K memory which sets up two circular linked list buffers, one transmit and one receive queue. The initialization block refers to these queues as "descriptors". The Am7990 is then programmed via I/O transfers into internal registers for various network and operational parameters, along with the setting up of an interrupt handler. Finally, the action starts. The network layer software fills buffers to transmit, while emptying buffers that are filled from incoming packets.



## A2065 ETHERNET BOARD MEMORY MAP

Amiga Address	Size	Usage
xx0000	256 bytes	Autoconfig Prom Contains standard autoconfig data and Ethernet address. Upper data byte only, i.e. D15-D12. Readable before and after autoconfig.
xx4000	4 bytes	LANCE Ethernet controller chip xx4000 Register address port (RAP) xx4002 Register data port (RDP)
xx8000	32K bytes	32K Packet Buffer

**Notes:** xx denotes upper address after autoconfiguration location (initially base board address appears at hex E80000). The Autoconfig Prom is read only. It lies on data lines D15-D12. The serial number portion is used to hold the user specific portion of the Ethernet address. This partial address is concatenated with the vendor portion of the Ethernet address to form a full 6 byte address.

The Register Data Port and Register Address Port are defined in the Am7990 data sheets.

The 32K buffer is organized as 16K by 16 bits for word/byte, read/writes. This buffer is managed and initialized as per the Am7990 LANCE data sheets.

The board is decoded into two 16K chunks and one 32K chunk. Total size is 64K.

## A2065 ETHERNET BOARD JUMPERS

When the shunt plug is inserted into a jumper position, the corresponding signal is active.

### Interrupt Jumpers

JP1	INT1
JP2	INT2 (default setting)
JP3	INT4
JP4	INT5
JP5	INT6
JP6	INT7

### Am7992 Transmit Mode Jumper

JP7 Transmit mode select. Default is to leave shunt plug out. See the Am7992 data sheets for actual usage.

### Thick Ethernet/Cheapernet Jumper Block

ABC When the AB jumper is connected with the shunt block, Cheapernet is selected; otherwise, the connection of the BC jumper will select Thick Ethernet.

## ENVIRONMENTAL TEST REQUIREMENTS

Units shall comply with the following environmental resistance requirements.

### TEMPERATURE

Operational	5 to 55 °C
Storage	-20 to +70 °C
Gradient	+10 °C/hour
Temperature Cycle	-20 to 60 °C, 10 cycles, 10 minutes minimum at each extreme, 5 minutes maximum between extremes

### HUMIDITY

Operational (relative)	10 to 90% (non-condensing)
Storage (relative)	5 to 95% (non-condensing)

### VIBRATION

Non-operating (random frequency)	5.2 Gs per MIL-STD 202 Method 214, 15 min. in each of three axes
----------------------------------	--

### SHOCK

Operational	5 Gs to each of 6 axes, two 11 mSec half sinewave shocks
Non-Operational	20 Gs applied as above

### ALTITUDE

Operational	0 to 3,000 meters
Non-Operational	0 to 15,000 meters






FIGURE 1 — FUNCTIONAL BLOCK DIAGRAM

## Commodore International Spare Parts List SHIPPING ASSEMBLIES


Commodore part numbers are provided for reference only and do not indicate the availability of spare parts from Commodore. Industry standard parts (Resistors, Capacitors, Connectors) should be secured locally. Part number information may vary according to country, some parts may not be available in all countries.

532065-01	A2065 SHIPPING ASSY
363097-06	BOX INDIVIDUAL PACKING
363035-05	BOX BULK SHIPPING
363361-01	MANUAL USERS GUIDE ENGLISH
314877-04	SERVICE CENTER LIST
318290-01	WARRANTY CARD
318928-01	ANTI STATIC BAG
313430-01	PCB ASSY

## Commodore International Spare Parts List PCB Components PCB Assembly #313430-01


Commodore part numbers are provided for reference only and do not indicate the availability of spare parts from Commodore. Industry standard parts (Resistors, Capacitors, Connectors) should be secured locally. Part number information may vary according to country, some parts may not be available in all countries.


IC COMPONENTS			CAPACITORS		
313430-01	PCB ASSY A2065 ETHERNET LAN CARD		900020-08	CER RDL .22UF 100V	C3-C8,C11,C12,C17-C24, C27-C29,C31,C32,C37, C40
390586-01	74F38	U5	900014-08	CERM RAD .1 UF MLC X7R	C1,C13,C15,C33,C35,C9
390092-01	74F02	U6	900019-15	CERM RAD 100PF MLC NPO	C25,C26
390198-01	74F86	U7	900050-28	MICA RAD 47PF NPO	C10
901521-29	74LS373	U11,U12,U14	900019-12	CERM RAD MLC 680PF NPO	C36
901521-46	74LS245	U13,U21	900019-33	CERM RAD MLC 5600PF NPO	C34
901521-13	74LS244	U15,U23	900019-34	CERM RAD MLC 220PF NPO	C16
318041-01	74F521	U22	900101-08	ELEC AXL 22 UF 25V	C14
390081-01	74F74	U9	900402-08	TANT RAD 4.7UF 25V	C38,C39
390631-01	LSI AMD7990 LANCE	U2	900402-13	TANT RAD 1.0 UF 35 V	C30
390632-01	AMD7992B SIA	U20			C2
390633-01	AMD7996 TRANSCEIVER	U10	CONNECTORS		
390636-01	20L8A INTERNAL BUS CONTROL PAL	U17	390584-02	PCB MOUNT RT/ANGLE FEMALE BNC	J1
390637-01	20R6A BUS CONTROL PAL	U25	390241-09	15 PIN DSUB RT/ANGLE FEMALE	J2
390638-01	16L8B CONFIG PAL	U19	903345-06	HEADER DIL 12 PIN .100	JP1-JP6
390639-01	PROM 256X4 AUTOCONFIG A2065	U4	903326-02	HEADER DIL 2 PIN .100	JP7
310024-01	8K X 8 SRAM 150 NS	U1,U8,U16,U24	390043-01	SHUNT FEMALE 2 POS	JP2
390640-01	LIN DC - DC CONV +5V TO -9V	U3	390043-02	SHUNT FEMALE DIL .100 12 POS	ABC
390641-01	TRANSFORMER PULSE 75 UH	U18	390043-01	SHUNT FEMALE 2 POS (SUBSTITUTE FOR 390043-02)	ABC
390642-01	CRYSTAL 20MHZ HC - 49/U	X1	313429-01	ETHERNET CARD BRACKET	
IC SOCKETS			DIODES		
904150-05	L/P 28 PIN DIP .600	U1,U8,U16,U24	900750-02	1N4002	D1
904150-02	L/P 16 PIN DIP .300	U4	390645-01	1N4150	D2
251313-01	DIP 48 PIN .600	U2	390280-03	FUSE .750A PICO	F1
390060-01	DIP 24 PIN .300	U17,U20,U25	MISCELLANEOUS		
904150-08	L/P DIP 20 PIN .300	U10,U19	316893-01	LABEL FCC ID A2065	
RESISTOR NETWORKS			366189-01	LABEL COPYRIGHT	
902410-07	SIP 10K OHM 10 PIN	RN1,RN3			
902410-10	SIP 1K OHM 10 PIN	RN2			
RESISTORS 1% @ 1/4 WATT, UNLESS OTHERWISE SPECIFIED					
251575-55	METAL 40.2 OHM	R2,R3,R13-R16			
251575-58	METAL 510 OHM	R11			
251575-39	METAL 3K	R12			
251575-54	METAL 9.09 OHM	R5,R7			
251575-62	METAL 150K OHM	R1			
251575-46	METAL 174 OHM	R4			
251575-57	METAL 499 OHM	R8			
251575-60	METAL 24.9K OHM	R9			
251575-61	METAL 75K OHM	R10			
251575-35	METAL 1K OHM	R6			
901550-18	CF 2.2K OHM, 1/4 WATT, 5%	R17			




COMMODORE  
A2065 ETHERNET CARD  
R/H 313433-01 REV 3  
FAB 313432-01

PCB BOARD LAYOUT #313433, REV. 3









## **TABLE OF CONTENTS**

- **SPECIFICATIONS**
- **PARTS LISTS**
- **SCHEMATICS**



**A2232 MULTIPOINT SERIAL CARD  
FUNCTIONAL SPECIFICATION****DESCRIPTION**

The A2232 Multiport Serial Card is a standard 100 pin Zorro II expansion card for the Amiga 2000. It provides the Amiga with 7 additional standard RS232 serial ports, capable of speeds up to 19.2 kbaud. For more serial channels, additional A2232 boards can be plugged into the system at the same time.

**SERIAL PORTS**

All 7 of the serial ports are available at the rear of the board via 7 8-pin mini DIN connectors. The board comes with 7 short adapter cables which can be plugged into each of these connectors, which provides a more standard DB-25 connection.

signal	8 pin mini DIN	DB-25	dir
TxD / RxD	1	2	out/in
RxD / TxD	2	3	in/out
Request to Send (RTS)	3	4	out
Clear to Send (CTS)	4	5	in
Data Set Ready (DSR)	5	6	in
Signal Ground	6	7	
Data Carrier Detect (DCD)	7	8	in
Data Terminal Ready (DTR)	8	20	out

In order to simplify connections, the transmit data (TxD) and receive data (RxD) signals can be swapped on the A2232 board. There is an 8 jumper block (JB1) at the back of the board which makes this possible. Each of the 7 serial channels is associated with 4 possible jumper locations, and uses 2 of the jumpers. Figure 1 shows the schematic for this jumper block. Figure 2 shows how to configure the shorting blocks for a single channel.

All unused inputs have pullups on the board which keeps them at their 'TRUE' value if not connected. This greatly simplifies things if you are only using a 3-wire connection.

**A2232 SYSTEM CONFIGURATION**


The A2232 expansion card conforms to the auto-config protocol.

auto-config size    64k bytes  
manufacturer code   202 (hex)  
product number      46 (hex)


A block diagram of the board is shown in figure 3.

An 8 bit processor was incorporated in the A2232 in order to remove the burden of handling I/O from the Amiga system's main CPU. Also, since the Amiga is multi-tasking, it is impossible to ensure that the system's CPU can respond in a timely manner in order to service the needs of the I/O channels. The 8 bit processor used is a 65CE02, which is an enhanced version of the 6502, providing faster operation through new instructions and higher operating speeds.


The 6502 and the Amiga communicate mainly through the 16k bytes of shared RAM. The Amiga also has control over the 6502's \*RESET and \*IRQ signals. The 6502 can interrupt the Amiga via the \*INT2 interrupt line. The Amiga must clear this interrupt itself.



**FIGURE 1 — JUMPER BLOCK SCHEMATIC**



**FIGURE 2 — OPTIONS FOR CONNECTING TXD & RXD FOR EACH CHANNEL**



**FIGURE 3 — A2232 SYSTEM BLOCK DIAGRAM**

<b>board offset</b>	<b>description</b>
\$0000-\$3FFF	16k bytes of shared RAM
\$4000	reset the *INT2 interrupt caused by the 6502
\$8000	set 6502's *RESET line low
\$A000	set 6502's *IRQ line low
\$C000	set 6502's *RESET line high

**AMIGA's MEMORY MAP OF A2232**

The control signals listed above are affected when the Amiga does an access (read or write) to the locations listed. No information is passed over the data bus.

The 6502 executes code which is downloaded by the Amiga into shared RAM. When the Amiga goes through a hardware reset, the \*RESET line to the 6502 is latched low, keeping it frozen. This gives the Amiga a chance to download the code which the 6502 is to execute. After the code is downloaded, the 6502 is started when the Amiga does a dummy access at board offset of \$C000, allowing the \*RESET line to go high. The Amiga can freeze the 6502 at any time later by accessing location \$8000, latching the \*RESET line low again. More or different code may now be loaded, and the 6502 restarted again.

The 6502 has control over all 7 of the 6502 ACIAs. The Amiga cannot access them directly.

<b>address</b>	<b>description</b>
\$0000-\$3FFF	16k bytes of shared RAM
\$4400	ACIA for channel 1
\$4C00	ACIA for channel 2
\$5400	ACIA for channel 3
\$5C00	ACIA for channel 4
\$6400	ACIA for channel 5
\$6C00	ACIA for channel 6
\$7000	set Amiga's *INT2 interrupt low
\$7400	ACIA for channel 7
\$7C00	8520 CIA
\$8000	Reset (set high) the *IRQ caused by the Amiga
\$C000-\$FFFF	16k bytes of shared RAM


**6502's MEMORY MAP OF THE A2232**

Note that 16k of RAM appears to the 6502 in 2 places. This was done so that the 6502's 'zero page' of memory and the reset vectors could be handled with the same RAM.

**A2232 System Timing**

The 7 Megahertz clock coming from the Amiga is used to drive a state machine that generates the clocks used on the A2232. The PH10 clock which drives the 6502 is divided down from the 7M clock. Normally, the 6502 runs at 3.5 Mhz. However, so that the board can use the less expensive 2 Mhz 6551's, the 6502 must slow down to 1.75 Mhz when accessing the ACIA's (6551's). Since the 6551's are provided with a constant 1.75 Mhz clock, the 6502 must first sync up with the 6551's clock before completing the access. The 6502 is also slowed down while the Amiga accesses the shared RAM. This is done by keeping the PH10 clock low while the 68000 accesses the RAM, effectively halting the 6502.

Figure 4 illustrates the operation of the state machine. Each of the states is 1 7M cycle long (140 nanosecs). The arrows connecting each of the states are numbered as different transitions.

**FIGURE 4 — A2232 STATE MACHINE DIAGRAM**

**6502 RAM ACCESS**

The 6502 accesses ram during states S0 and S3. If it is determined during S0 that the 6502 wants to access the RAM, TR5 is used, bypassing S1-S2. The Phi0 clock is low during S0, and goes high during S3, yielding the 3.5 Mhz clock. At the end of S3, there are 2 different transitions that can be taken. TR4 is taken if the 68000 is not waiting to access the RAM. If the 68000 is waiting to get at the RAM, but is not properly synched with the C1 clock, TR4 is also taken. TR6 is taken when the 68000 is waiting, and is properly synched.

Referring to figure 5 ...

(7)	read data setup time : $\geq 40$ nsecs
280	Phi2 cycle time
- 50	6502 address setup time (max)
- 15	74F257 delay (max)
- 15	*CS goes low, 20L8B delay (max)
- 100	RAM access time
- 18	74LS245 delay (max)
<hr/>	
82	

(8)	read data hold time : $\geq 10$ nsecs
5	20L8B delay (min)
+ 5	74LS245 turn off time (min)
<hr/>	
10	

(10)	write data setup time : $\geq 50$ nsecs
140	Phi2 high time
- 50	6502 write data delay (max)
- 18	74LS245 delay (max)
- 30	Phi0 to Phi2 delay (max)
+ 5	20L8B PAL delay (min)
<hr/>	
47	

(11)	write data hold time : $\geq 5$ nsecs
5	Phi0 to Phi2 delay (min)
+ 5	20L8 PAL delay (min)
+ 5	74LS245 turn off (min)
<hr/>	
15	

**6502 ACCESSING 6551's**

Since the 6551's can only run at 1.75 Mhz, they must be provided with a constant 1.75 Mhz (or less) clock. In order for the 6502 to access the 6551, it must slow down to this speed as well. During S0, the state machine determines that the 6502 wants to access a 6551. If the clock driving the 6551 is currently low, then the 6502 is in sync with the 6551 (the PHI0 clock is always low during S0). TR1 is taken and the access may continue. If the 6551 clock is high, then they are out of sync, and TR11 is taken. TR12 immediately follows TR11, during which the 6551 clock is inverted. The state machine now determines during S0 that they are in sync, and TR1 can be taken. PHI0 and the 6551 clock are both low during S1, and go high during S2 and S3, yielding 1.75 Mhz. At the end of S3 the same decisions as described at the end of a RAM access are again executed.




FIGURE 5 — 6502 RAM ACCESS

Referring to figure 6 ...

- (1) setup time for ADR, RSO-3,R/W,CS,\*CS :  $\geq 70$  nsecs

The latest of these signals is \*CS.

280	6551 CLK low time
- 30	Phi0 to Phi2 delay (max)
- 40	6502 Address setup time (max)
- 30	74LS138 delay (max)
180	

- (2) write data setup time :  $\geq 60$  nsecs

280	6551 CLK high time
- 30	Phi0 to Phi2 delay (max)
- 50	6502 write data setup time (max)
- 18	74LS245 delay (max)
182	

- (3) write data hold time :  $\geq 20$  ns

5	Phi0 to Phi2 delay (min)
+ 5	20L8B delay (min)
+ 5	74LS245 turn off time (min)
15	(case 1)
5	Phi0 to Phi2 delay (min)
+ 5	6502 write data hold (tHD min)
+ 5	74LS245 in to out delay (min)
15	(case 2)

- (4) read data setup time :  $\geq 40$  nsecs

280	Phi2 high time
+ 5	Phi0 to Phi2 delay (min)
- 150	read data access of 6551 (max)
- 18	74LS245 delay (max)
107	

- (5) read data hold time :  $\geq 10$  nsecs

5	20L8B delay (min)
+ 5	74LS245 turn off time (min)
10	






FIGURE 6 — ACCESSING 6551's

**68000 RAM ACCESS**

There are 2 states during which a 68000 request can be recognized. One of these is S3, which has already been described. During S0 a 68000 request can also be recognized. In both instances, the 68000 takes precedence. If the 68000 doesn't want access, then the 6502 is allowed to continue. During 68000 accesses the 6502 is halted by holding the Phi0 clock low. TR7 and TR6 both bring the state machine to S4, where the 68000 access is allowed to finish. From the time that the board is selected, it drives the override (\*OVR) and \*DTACK signals until the end of S5. As long as it may take for the state machine to get to S4, wait states are inserted into the 68000 access by keeping \*DTACK high. At the beginning of S4 \*DTACK goes low signalling to the 68000 that the access may be completed.

Referring to figure 7 ...

(15) read data setup time :  $\geq 10$  nsecs

referenced from the start of 68000 T4 ...

210	time from start of T4 to end of T6
- 15	Q delay of 16R8A PAL, Phi0 goes low (max)
- 30	Phi0 to Phi2 delay (max)
- 15	20L8B PAL delay, MUX goes low (max) (*RAMCS goes low too)
- 15	74F257 switching delay (max)
- 100	RAM access time
- 10	74ALS245 delay (max)
- 18	74LS245 delay, on expansion bus (max)
<u>7</u>	

(16) read data hold time :  $\geq 0$

Obvious.

(17) write data setup time :  $\geq 50$  nsecs

Assume that C3 transitions coincident with the rising edge of the 7M clock. Referenced from the rising C3 at the beginning of T4, the RAM \*WE goes high 140 ns later. Referenced from the same rising edge of C3, the data becomes valid:

15	Q delay of 16R8A PAL (max)
+ 35	20L8 PAL delay (max)
+ 7	74F32 delay (max)
+ 20	74ALS245 turn on time (max)
<u>77 ns</u>	

So,  $140 - 74 = 66$  ns

(18) write data hold time :  $\geq 5$  nsecs

The write pulse went away half way through S5. The data and addresses stay valid through the rest of S5, or approximately 70 nsecs.




FIGURE 7 — 68000 RAM ACCESS

## Commodore International Spare Parts List

### SHIPPING ASSEMBLIES

Commodore part numbers are provided for reference only and do not indicate the availability of spare parts from Commodore. Industry standard parts (Resistors, Capacitors, Connectors) should be secured locally. Part number information may vary according to country, some parts may not be available in all countries.

312859-01	A2232 SHIPPING ASSY (U.S.)	312859-03	A2232 SHIPPING ASSY (CANADA)
363128-01	BOX PACKING	363128-01	BOX PACKING
363127-01	BOX BULK SHIPPING	363127-01	BOX BULK SHIPPING
363100-01	MANUAL, USERS (SUB)	363100-01	MANUAL, USERS (SUB)
363375-01	MANUAL, USERS EFIGS	363375-01	MANUAL, USERS EFIGS
314877-04	BOOKLET SERVICE CENTER LIST	312864-02	CABLE ASSY MINI DIN TO DB25 (QTY = 7)
312864-02	CABLE ASSY MINI DIN TO DB25 (QTY = 7)	318882-01	CARD WARRANTY CANADA
318290-01	CARD WARRANTY U.S.	318928-01	BAG ANTI STATIC
318928-01	BAG ANTI STATIC	318896-01	S/W LICENSE AGREEMENT
318896-01	S/W LICENSE AGREEMENT	317769-01	DISKETTE ASSY
317769-01	DISKETTE ASSY	318940-01	SPACER CARDBOARD
318940-01	SPACER CARDBOARD	312860-01	PCB ASSY
312860-01	PCB ASSY	318733-02	MANUAL AMIGATERM
318733-02	MANUAL AMIGATERM	318556-02	CARD DISK EXCHANGE CANADA
312341-02	CARD DISK EXCHANGE		
312859-02	A2232 SHIPPING ASSY (EFIGS)	312859-04	A2232 SHIPPING ASSY (AUSTRALIA)
363128-01	BOX PACKING	363128-01	BOX PACKING
363127-01	BOX BULK SHIPPING	363127-01	BOX BULK SHIPPING
363100-01	MANUAL, USERS (SUB)	363100-01	MANUAL, USERS (SUB)
363375-01	MANUAL, USERS EFIGS	363375-01	MANUAL, USERS EFIGS
312864-02	CABLE ASSY MINI DIN TO DB25 (QTY = 7) (CAN SUB to - 01)	312864-02	CABLE ASSY MINI DIN TO DB25 (QTY = 7)
318928-01	BAG ANTI STATIC	318884-01	CARD WARRANTY AUSTRALIA
317769-01	DISKETTE ASSY	318928-01	BAG ANTI STATIC
318940-01	SPACER CARDBOARD	317769-01	DISKETTE ASSY
312860-01	PCB ASSY	318940-01	SPACER CARDBOARD
318733-02	MANUAL AMIGATERM	312860-01	PCB ASSY
		318733-02	MANUAL AMIGATERM


## Commodore International Spare Parts List

### PCB Components

### PCB Assembly #311611-01

Commodore part numbers are provided for reference only and do not indicate the availability of spare parts from Commodore. Industry standard parts (Resistors, Capacitors, Connectors) should be secured locally. Part number information may vary according to country, some parts may not be available in all countries.


IC COMPONENTS			RESISTORS		
312860-01	PCB ASSY A2232 SERIAL CARD		902441-22	PAK 6 PIN SIP 1K	RP1,RP6
318029-03	8520A-1	U78	902441-31	PAK 6 PIN SIP 4.7K	RP2
390373-01	16R8A PAL	U13	902442-55	PAK 8 PIN SIP 4.7K	RP3-RP5
390370-02	16L8 PAL	U17	901550-01	1K 5% 1/4 WATT	R2
390371-02	20L8A PAL	U15	901550-18	2.2K 5% 1/4 WATT	R3,R4
390372-03	20L8B PAL	U14	CAPACITORS		
901521-06	74LS74	U18	900020-01	.1 UF - 50V 20%	C1-C4,C11-C18,C31-C39, C51-C58,C70-C76,C78
901522-30	7407	U39	390101-05	ELECT ALUM RAD LEAD 4.7 UF	C96-C99
390077-01	74F32	U16	MISCELLANEOUS		
318041-01	74F521	U12	325566-16	OSCILLATOR 1.8432 MHZ	Y1
901521-16	74LS138	U36	251842-04	EMI FILTER 470PF	EMI 1-EMI 49
901521-46	74LS245	U31,U32	903025-01	FERRITE BEAD	FB1-FB4
390091-01	74F257	U3,U4,U34,U35	903345-29	CONN 56 PIN DIL HEADER .10 CENTERS	JB1
901521-29	74LS373	U11	390043-01	SHUNT FEMALE 2 POS	CN1-CN7
318092-01	74ALS245	U1,U2	390218-02	CONN 8 PIN MINI DIN RECEPTACLE	
901882-01	MC1488 QUAD DRIVER	U59-U61,U79-U81	312865-01	EXTENSION CARD PANEL	
901883-01	MC1489 QUAD RECEIVER	U51,U53,U55,U57,U71, U73,U75	906800-05	SCREW 3M X 6 LG PAN HEAD PHILLIPS - QTY 2	
901895-03	6551A UART	U52,U54,U56,U58,U72, U74,U76	316914-01	LABEL FCC ID A2232	
310024-02	8K X 8 SRAM 100 NS	U37,U38			
390375-02	LSI CPU 65CE02	U33			
901895-02	6551A UART	SUB FOR ITEM 21			
SOCKETS					
904150-08	20 PIN DIP	U13,U17			
390060-01	24 PIN DIP SOCKET	U14,U15			
904150-05	28 PIN DIP	U52,U54,U56,U58,U72, U74,U76			
904150-06	40 PIN DIP	U33,U78			




PCB BOARD LAYOUT #312863, REV. 5

**A2232 SCHEMATIC #312861, REV. A — SCHEMATIC PAGE INDEX**  
*Sheet 1 of 8*





<b>TITLE</b>	<b>SHEET</b>	<b>PAGE</b>
<b>A2232 SCHEMATIC PAGE INDEX</b>	<b>1 of 8</b>	<b>3-15</b>
<b>A2232 SERIAL CARD — EXPANSION BUS CONNECTOR, ADDRESS &amp; DATA BUFFERS</b>	<b>2 of 8</b>	<b>3-16</b>
<b>A2232 SERIAL CARD — AUTOCONFIG STUFF, MISC. CONTROL SIGNALS</b>	<b>3 of 8</b>	<b>3-17</b>
<b>A2232 SERIAL CARD — 6510 INTERFACE, SHARED RAM</b>	<b>4 of 8</b>	<b>3-18</b>
<b>A2232 SERIAL CARD — SERIAL PORTS</b>	<b>5 of 8</b>	<b>3-19</b>
<b>A2232 SERIAL CARD — SERIAL PORTS</b>	<b>6 of 8</b>	<b>3-20</b>
<b>A2232 SERIAL CARD</b>	<b>7 of 8</b>	<b>3-21</b>
<b>A2232 SERIAL CARD — BYPASS CAPS, SPARES</b>	<b>8 of 8</b>	<b>3-22</b>



























Computer Systems Division  
1200 Wilson Drive  
West Chester, PA 19380